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Abstract—This paper presents a new method to 
measure the voltage across the submodule (SM) 
capacitors in a modular multilevel converter (MMC). The 
proposed technique requires only one voltage sensor per 
arm. This reduces the number of sensors required 
compared to conventional sensor-based methods. 
Therefore, the cost and complexity of the system are 
reduced, which in turn improves the converter’s overall 
reliability. The proposed method employs an 
exponentially weighted recursive least square (ERLS) 
algorithm to estimate the SM capacitor voltages through 
the measured total arm voltage and the switching patterns 
of each SM. There is thus no need for extra sensors to 
measure these control signals as they are directly 
provided from the controller. The robustness of the 
proposed method is confirmed via introducing deviations 
for the capacitance values, dynamic load changes, DC 
voltage change and start-up transient condition. 
Simulation and experimentally validated results based on 
a single-phase MMC show the effectiveness of the 
proposed method in both, steady-state and dynamic 
operations.    
 
Index Terms-- Modular multilevel converter (MMC); 
reduced number of sensors; pulse width modulation 
(PWM); recursive least square (RLS); voltage balancing 
control algorithm. 
I. INTRODUCTION 
The modular multilevel converter (MMC) was first 
introduced in 2003 by Lesnicar and Marquardt [1]. 
Since that time, the MMC has become one of the most 
attractive topologies for medium- and high-voltage 
applications due to its distinctive features when 
compared with the conventional multilevel converters.  
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These features include: low harmonic distortion, 
flexibility and expandability in converter structure, and 
low switching losses [2-8]. These advantages have 
made the MMC a promising candidate for various 
applications such as battery storage systems, variable 
speed drives, flexible AC transmission systems 
(FACTS) [2, 9], and high-voltage direct current 
systems (HVDC) [3, 10-13].  
Over the last few years, the popularity of the MMC 
has grown rapidly. However, extensive research has 
been carried out to address various issues associated 
with the control and the operation of MMC. As the 
converter usually consists of a large number of series 
cascaded submodules (SMs), the converter’s reliability 
becomes an important challenge [14]. The voltage-
balancing of the SM capacitors within the same arm 
with an acceptable voltage ripple is another serious 
concern for the operation of such a converter. This issue 
has been widely investigated in recent literature [15-21]; 
however, voltage and current sensors are always 
required to achieve voltage-balancing. Recent HVDC 
applications based on the MMC have involved the use 
of hundreds of SMs per phase [3]. In such applications, 
enormous numbers of voltage sensors are usually 
required to guarantee the voltage-balancing of the SM’s 
capacitors. This will not only influence the converter 
cost, but also the reliability and complexity especially 
when a converter with high number of levels is 
considered. 
There have been several attempts in recent years 
aiming to minimise the number of sensors required. For 
example, promises have been experimentally achieved 
with fewer current sensors [22-24], but in such studies 
the number of voltage sensors employed was not 
discussed. An open-loop approach has also been 
proposed with a fixed pulse pattern [25]. However, as 
the proposed topology does not use any form of 
feedback control, the well-known drawbacks of open-
loop control techniques can significantly compromise 
the performance of the converter. Estimation 
techniques based on online observers have been 
recently proposed [26-28]. For instance a sliding mode 
observer is proposed in [26] , where only monitoring 
the total input voltage and arm current of the converter 
are required. On the other hand, some practical issues 
such as the effect of deviation of SM capacitance have 
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not been considered. An improvement to the latter 
research [26] which involves the estimation of the 
capacitance value as well as the capacitor voltage of the 
SM capacitors was subsequently proposed in [27]. 
Although this improves the robustness of the system 
against capacitance uncertainty, however, the effect of 
the variation associated with the arm inductor value was 
not considered in the observer design. On the other 
hand, authors in the same study [27] have proved that 
the converter can perform well with up to +10% of the 
nominal arm inductor value. In more recent research 
[29], the voltage-balancing of a seven-level MMC has 
been achieved with fewer voltage sensors, where for 
each arm the minimum number of voltage sensor 
required is two. Although, this method has made an 
important achievement in reducing the number of 
voltage sensors; however an advanced voltage-
balancing algorithm has to be applied to the system 
where activating and deactivating several SMs 
instantaneously may lead to instability. Consequently, 
voltage-balancing algorithm in that study [29] must 
provide one measurement per sample. 
This paper proposes a new voltage estimation 
method aiming to reduce the number of the voltage 
sensors in the MMC, where only one voltage sensor per 
arm is required to ensure voltage-balancing of the 
converter.  This sensor is connected to the total arm 
output voltage of the SMs. In the proposed technique, 
an exponentially weighted recursive least square 
(ERLS) algorithm is employed, for the first time in 
MMC applications, to estimate the voltage across each 
SM capacitor. Compared to conventional least square-
based techniques, the proposed ERLS algorithm can 
reduce the computational complexity and is more 
suitable for time-varying dynamic systems. The 
proposed technique requires only the measured total 
arm voltage and the switching states of the SMs. These 
switching state values are obtained from the digital 
signal processor (DSP) controller and hence no extra 
sensors are required. Using this algorithm, there is no 
need to apply an advanced voltage-balancing method as 
any conventional scheme can be applied. The proposed 
method is independent of the voltage-balancing 
technique used, and for simplicity the conventional 
sorting algorithm was used in this paper. Moreover, due 
to the fact that measurement of voltages across arm 
inductors is not required in the algorithm design, this 
makes the proposed method independent of the 
variation of the arm inductor value. Tests have been 
carried out to evaluate the proposed method in terms of 
capacitance deviations, dynamic load change, DC 
voltage change and start-up transient condition. The 
proposed technique not only decreases the cost and 
complexity of the converter, but it can also be used for 
predictive control and fault detection algorithms with 
the aim of improving the general performance of the 
MMC. It worth noting that the proposed scheme can be 
also applied for other multilevel converters, such as 
flying capacitor converter (FCC) and cascaded H-
bridge converter (CHC).  
The rest of the paper is organised as follows: Section 
II presents the principle of operation and the structure 
of MMC. Section III describes in detail the proposed 
estimation technique. Section IV and V present and 
discuss extensive simulation and experimentally 
validated results, respectively. Finally, the main 
conclusions of this study are summarized in Section VI.                
 
II. PRINCIPLES OF OPERATION AND STRUCTURE 
OF MMCS  
For the sake of simplicity, only a single phase (i.e. 
one leg) MMC is considered and analyzed in this study 
to proof the concept of the proposed method; however, 
the technique can be easily applied to three-phase 
MMCs. Fig. 1 (a) shows a single-phase circuit 
configuration of the MMC. For this configuration, the 
converter consists of two arms; each of them has a 
series connection of cascaded SMs and an arm inductor 
(Ls). In most cases the configuration of these SMs is 
either half-bridge or full-bridge configurations as 
illustrated in Fig. 1 (b) and (c). However, different 
arrangements can be also found in the literature, such 
as three-level flying capacitor (FC) or three-level 
neutral point clamped (NPC) [2]. The application 
attached to the converter will define which arrangement 
fits better for the system [9].  
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Fig. 1. Block diagram of MMC. (a) Single-phase (one-leg) Block 
diagram. (b) Half-bridge SM configuration. (c) Full-bridge SM 
configuration. 
 
For the half-bridge configuration, switches 𝑆x  and 
𝑆x̅ decide the state of the SM. If 𝑆x is ON, the output 
voltage of the SM (VSM) will be equal to the voltage 
across the capacitor 𝐶𝑥  (𝐕cx) , where  𝑥 = 1,2, …  2𝑛 , 
and 𝑛  is the number of SMs per arm.  However, 𝑆x̅ 
must be OFF while 𝑆x  is ON, this known as an ON 
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state. On the other hand, if 𝑆x  is OFF and 𝑆x̅  is ON the 
output of the SM is equal to zero, i.e. the SM is 
bypassed [19]. Table I summaries the relationship 
between the SM switches (𝑆x and 𝑆x̅) and the SM state.
 
 
The relationship between the upper current ( 𝑖𝑢) , 
lower current (𝑖𝑙), circulating current (𝑖𝑐𝑖𝑟) and load 
current (𝑖𝑙𝑜𝑎𝑑) can be defined as follows [18]: 
 
                         𝑖𝑢 = 𝑖𝑐𝑖𝑟 +
𝑖𝑙𝑜𝑎𝑑
2
                           (1) 
 
                             𝑖𝑙 = 𝑖𝑐𝑖𝑟 −
𝑖𝑙𝑜𝑎𝑑
2
                            (2) 
 
In Fig. 1(a), the output voltage of the converter (𝑢𝑎) can 
be expressed as follows [23]: 
 
                           𝑢𝑎 =
𝑢𝑙−𝑢𝑢
2
−
𝐿𝑠
2
𝑑𝑖𝑙𝑜𝑎𝑑
𝑑𝑡
                   (3) 
 
where 𝑢𝑢  is the total output voltage of the upper 
cascaded SMS (from 1 to 𝑛) and 𝑢𝑙 is the total output 
voltage of the lower cascaded SMS (from (𝑛 + 1) to 
2𝑛).  
III. PROPOSED ESTIMATION TECHNIQUE FOR MMCS 
A. Modelling  and System Configuration of the SMs   
In the current study, only the half-bridge 
configuration is examined. However, the proposed 
estimation technique can be equally applied for full-
bridge configuration as well; bearing in mind the 
unique relationship between switching signals and SM 
states. 
In the proposed scheme, only one voltage sensor is 
required for each arm as illustrated in Fig. 2. The upper 
sensor is connected at the output of the series-cascaded 
SMs, where the connection is performed between the 
top terminal point of the first SM (SM1) and the bottom 
terminal point of the last SM (SMn) within this arm. 
Similar to the upper arm, the sensor for the lower arm 
is connected between SM(n+1) and SM2n.  
This arrangement makes the method independent of 
parameter variation associated with the arm inductor 
value. For an N-level converter; where 𝑁 = (1 + 𝑛), 
the total voltage SMs of the upper and lower arms in 
Fig. 2 can be modelled respectively as follows:
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Fig. 2. Connection arrangement of the proposed estimation technique 
for the MMC. (a) Upper voltage sensor arrangement. (b) Lower 
voltage sensor arrangement.  
 
𝐮𝑢(𝑡0) = 𝑆1(𝑡0) 𝐕𝑐1(𝑡0) + ⋯
+  𝑆𝑛(𝑡0) 𝐕𝑐𝑛(𝑡0) 
𝐮𝑢(𝑡1) = 𝑆1(𝑡1) 𝐕𝑐1(𝑡1) + ⋯
+ 𝑆𝑛(𝑡1) 𝐕𝑐𝑛(𝑡1) 
⋮    =         ⋮                  + ⋯ +            ⋮ 
𝐮𝑢(𝑡𝑗) = 𝑆1(𝑡𝑗) 𝐕𝑐1(𝑡𝑗) + ⋯
+ 𝑆𝑛(𝑡𝑗) 𝐕𝑐𝑛(𝑡𝑗) 
 
 
 
(4) 
𝐮𝑙(𝑡0) = 𝑆𝑛+1(𝑡0) 𝐕𝑐(𝑛+1)(𝑡0) + ⋯
+  𝑆2𝑛(𝑡0) 𝐕𝑐2𝑛(𝑡0) 
 𝐮𝑙(𝑡1) = 𝑆𝑛+1(𝑡1) 𝐕𝑐(𝑛+1)(𝑡1) + ⋯
+  𝑆2𝑛(𝑡1) 𝐕𝑐2𝑛(𝑡1) 
⋮    =                
⋮                      + ⋯ +       ⋮ 
 𝐮𝑙(𝑡𝑗) =  𝑆𝑛+1(𝑡𝑗) 𝐕𝑐(𝑛+1)(𝑡𝑗) + ⋯
+  𝑆2𝑛(𝑡𝑗) 𝐕𝑐2𝑛(𝑡𝑗) 
 
 
 
(5) 
where 𝑡1 − 𝑡0 = 𝑡2 − 𝑡1 = ⋯ = 𝑡𝑗 − 𝑡𝑗−1 =  ∆𝑡 
(sampling period). 
 
TABLE I 
STATES OF THE SM AND SWITCHING SIGNALS   
 
State of 
the SM 
𝑺𝐱 𝑺𝐱̅̅ ̅ VSM 
ON ON OFF 𝑉𝑐𝑥  
OFF OFF ON 0 
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Note that, in (4) and (5) the upper switch (Sx) (where 
𝑥 = 1,2, …  2𝑛 ) is the main responsible switch for 
charging and discharging the SM’s capacitor. It also 
worth noting that due to the small internal resistance of 
the semiconductor switch, the voltage drop caused by 
Sx is neglected in this analysis. Furthermore, 
knowledge of the switching states obtained directly 
from the processor without including the voltage drop 
has been proven to be sufficient for estimation methods 
[26, 27, 29]. However, while this drop is described as 
negligible in [26, 27, 29], the actual values are not 
indicated. Nevertheless, it is easy to estimate this drop 
in order to improve the accuracy of the proposed model. 
Section V illustrates more details on the effect of such 
a voltage drop on the system model.  
 
A. Proposed Voltage Estimation Technique 
In general, the ERLS algorithm has two main 
advantages over the normal mean least square (MLS) 
and the conventional recursive least square (RLS) 
algorithms [30, 31]. 1) The computation time is reduced, 
which is very important for the real time 
implementation, and 2) it has the ability to cope with 
time-varying dynamic systems. Therefore, it can be 
suitable for power converter systems where parameter 
and state estimators can be used to reduce system 
complexity and cost.  
The ERLS algorithm has been well-detailed  in [30, 
31], however, for the benefit of the reader, it is 
simplified here again. Assume that a real dynamic 
system can be described as follows: 
 
𝐲(𝑡𝑖) = 𝑧1(𝑡𝑖)𝛉1(𝑡𝑖) + 𝑧2(𝑡𝑖)𝛉2(𝑡𝑖) + ⋯ +
𝑧𝑛(𝑡𝑖)𝛉𝑛(𝑡𝑖)                                                               (6) 
 
Where the target is to find the estimated values of 
𝛉1(𝑡𝑖), 𝛉2(𝑡𝑖), … 𝛉𝑛(𝑡𝑖) in which 𝑖 = 1, 2, 3, … 𝑗, 𝐲(𝒕𝒊) 
is the available measured data, and 
𝑧1(𝑡𝑖), 𝑧2(𝑡𝑖), … 𝑧𝑛(𝑡𝑖) are also accessible and known 
data. In a matrix form, (6) can be rewrite in a linear 
regression as follows:  
   
                   𝐲(𝒕𝒊) = 𝑧
𝑇(𝒕𝒊)𝛉(𝑡𝑖)                      (7) 
 
The implementation sequence of the ERLS algorithm 
on the model described above for finding 𝛉 values is 
demonstrated in Table II [30, 31]. It is important to 
indicate that in order to achieve accurate estimation of 
the ?̂?, the weighted sum of the quadratic error (i.e. cost 
function) is calculated as follows [32]:  
 
              𝐽𝑢 =  ∑  𝜆
𝑗−𝑖( 𝐲(𝑡𝑖) − 𝑧
𝑇(𝒕𝒊)?̂?(𝑡𝑖))
2𝑗
𝑖=1      (8) 
 
where 𝜆 is known as a forgetting factor. The smaller the 
forgetting factor is, the faster tracking of time-varying 
unknown parameter will be, however the algorithm will 
be more sensitive to noise. Therefore, a care has to be 
taken when 𝜆  is chosen, each system has its own 
preference. However, it is recommended that this factor 
should be chosen within the range of: 0 << 𝜆 < 1 [30].      
 
Table. II ERLS adaptive algorithm 
Step Action and related equation 
1. Initialisation Initiate 𝑃(𝑡0), ?̂?(𝒕𝟎) and  𝜆 
2. Calculate the 
gain 
  𝐾(𝑡𝑖) =  
𝑃(𝑡𝑖−1) 𝑧(𝑡𝑖) 
(𝑧𝑇(𝑡𝑖) 𝑃(𝑡𝑖−1) 𝑧(𝑡𝑖) + 𝜆)
 
3. Calculate 
prediction error 
𝑒𝒚(𝑡𝑖)
=  𝐲(𝒕𝒊) − ?̂?(𝑡𝑖),   ?̂?(𝑡𝑖) = 𝑧
𝑇(𝒕𝒊)?̂?(𝑡𝑖) 
4. Update the 
parameter ?̂? 
?̂?(𝑡𝑖) =  ?̂?(𝑡𝑖) + 𝐾(𝑡𝑖)𝑒𝐲(𝑡𝑖)
 
5. Update the 
covariance 
matrix   𝑃 
         
1
( )   )   1 ( 1Ti i i iP t P t K t z P t

     it
 
 
It is found that, by employing this algorithm to the 
MMC model described by (4) and (5), the estimation of 
the individual SM capacitors’ voltage can be 
accomplished. The arm voltage model of the upper and 
lower arm in (4) and (5) can be rewritten as follows: 
 
 𝐮𝑢(𝑡𝑖) =  [𝑆𝑥
𝑇(𝑡𝑖)][𝐕𝒄𝒙(𝑡𝑖)]                              (9) 
 
  𝐮𝑙(𝑡𝑖) =  [𝑆𝑥
𝑇(𝑡𝑖)][𝐕𝒄𝒙(𝑡𝑖)]                            (10) 
 
Note that, in equation (9) 𝑥 = 1, 2, … 𝑛 and in equation 
(10) 𝑥 = (𝑛 + 1), (𝑛 + 2), … 2𝑛.  
where 𝑖 = 1, 2, 3, … 𝑗, note that similar to (7), equations 
(9) and (10) are also linear. Similarity in theses 
equations (i.e. (7), (9) and (10)) allows applying the 
ERLS algorithm to the MMC easily. The only 
difference is to substitute 𝐲(𝑡𝑖), 𝑧(𝑡𝑖) and 𝛉(𝑡𝑖) in (7) 
by the total SM arm voltage  𝐮𝑢(𝑡𝑖) or  𝐮𝑙(𝑡𝑖) , 
switching states 𝑆𝑥(𝑡𝑖)  and SM voltage  𝐕𝒄𝒙(𝑡𝑖).   
Since the ERLS algorithm is applied to the upper and 
lower arms independently, only upper arm is described 
in this section.  
To initiate the ERLS estimation algorithm as 
illustrated in Table II, 𝑃(𝑡𝑖) (covariance matrix), 𝜆 and 
 ?̂?𝒄𝒙(𝑡𝑖) (estimated SM voltage) must be specified with 
initial values of 𝑃(𝑡0), 0.851 and  ?̂?𝒄𝒙(𝑡0) respectively, 
in which: 
 𝑃(𝑡0)   = 𝐺𝐼                                  (11)  
 
In (11), 𝐺 is a constant positive number, (and it is 
preferable for 𝐺  to be a large number [30]). In this 
implementation 𝐺 =1 ×103  and 𝐼  is 𝑛×𝑛  identical 
matrix, where 𝑛 is the number of the SMs within 
the upper arm, whilst ?̂?𝒄𝒙(𝑡0) is assumed to be zero 
(i.e. the capacitors considered initially uncharged). 
After defining  𝑃(𝑡0) and ?̂?𝒄𝒙(𝑡0), an adaptive gain 
𝐾(𝑡𝑖)  is calculated based on the sequence 
implementation shown in Table II as: 
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  𝐾(𝑡𝑖) =  
𝑃(𝑡𝑖−1) 𝑆𝑥(𝑡𝑖) 
(𝑆𝑥
𝑇(𝑡𝑖) 𝑃(𝑡𝑖−1)𝑆𝑥(𝑡𝑖) +𝜆)
                 (12) 
 
The main idea of the proposed estimation algorithm 
is to minimise the error between the total measured arm 
SMs voltages ( 𝐮𝑢(𝑡𝑖))  and their estimated values 
(  ?̂?𝑢(𝑡𝑖)): 
     𝑒𝐮(𝑡𝑖)
=   𝐮𝑢(𝑡𝑖) −  ?̂?𝑢(𝑡𝑖)                (13) 
 
where 𝑒𝐮(𝑡𝑖)
 is the prediction error for the total voltage 
SMs of upper arm. The cost function for total voltage 
arm which identify the weighted sum of the quadratic 
error is given by: 
     𝐽𝑢 =  ∑  𝜆
𝑗−𝑖(  𝐮𝑢(𝑡𝑖) −  ?̂?𝑢(𝑡𝑖))
2𝑗
𝑖=1         (14) 
 
To estimate the voltage value in one prediction step 
ahead, the previous voltage at  𝑡𝑖−1 ( ?̂?𝑐𝑥(𝑡𝑖−1)
) has to be 
included in the algorithm process as well as the error 
calculated in (13) multiplied by the adaptive gain (𝐾(𝑡𝑖)) 
which has been calculated in (12). In the first initial step 
 ?̂?𝒄𝒙(𝑡0) = ?̂?𝒄𝒙(𝑡𝑖 − 1) = 0, therefore, achieving this 
goal for the estimation of the upper capacitor voltages 
at  𝑡𝑖   is achieved as follows: 
 
 ?̂?𝒄𝒙(𝑡𝑖) = ?̂?𝒄𝒙(𝑡𝑖 − 1) + 𝐾(𝑡𝑖) 𝑒𝐮(𝑡𝑖)
           (15) 
 
The new covariance matrix (𝑃(𝑡𝑖)) is then updated with 
𝐾(𝑡𝑖) as follows: 
𝑃(𝑡𝑖) = ( 
1
𝜆
 ) [( 𝑃(𝑡𝑖 − 1)) −
                                       ( 
𝑃(𝑡𝑖−1) 𝑆𝑥(𝑡𝑖) 𝑆𝑥
𝑇(𝑡𝑖)  𝑃(𝑡𝑖−1)
(𝜆+ 𝑆𝑥
𝑇(𝑡𝑖) 𝑃(𝑡𝑖−1)  𝑆𝑥(𝑡𝑖))
 )]  (16) 
 
For simplicity, the proposed algorithm is 
summurised in the following flowchart (Fig.3):      
The block diagram of the proposed estimation 
topology, including the voltage-balancing algorithm for 
the upper arm is shown in Fig. 4. For the lower arm of 
the converter, the same algorithms are processed. 
However, some rearrangements have to be considered. 
For example, in (12), (15) and (16) 𝑥 = 𝑛 + 1, 𝑛 +
2 … .2𝑛 instead of 𝑥 = 1,2 … 𝑛. It worth noting that the 
sorting algorithm used in Fig. 4 is similar to that 
presented in [12], and it should be also noted that, the 
voltage-balancing (i.e. the sorting algorithm) used in 
this paper has nothing to do with the proposed 
estimation method. However, in the present research, 
achieving voltage-balancing relies on estimated 
voltages of the SM capacitors rather than their 
measured values. Therefore, sorting these voltages 
( ?̂?𝑐1~ ?̂?𝑐𝑛  and ?̂?𝑐(𝑛+1)~ ?̂?𝑐2𝑛 ) is evaluated in 
descending order to charge and discharge the most 
desired capacitors; where the states of the capacitors 
(charging and discharging) depend on arm current 
direction.  
No
Start
Read total SMs voltages 
(upper and lower)
Initiate: estimated 
voltages, P(tₒ) , λ  and i=0
i=i+1
Calculate k(ti)
Calculate errors in 
(13) 
i = j
End
Calculate estimated 
voltages from (15) 
Yes
Update  P(ti)
 
Fig.3. Flow chart of the proposed SMs voltages estimation method 
for the upper arm. 
 
Therefore, monitoring the arm current is mandatory. 
Furthermore, phase disposition sinusoidal pulse-width 
modulation (PD-PWM) strategy is used, where 𝑟 
carrier signals with the same phase and different levels 
are required for N-level. 
The voltage-balancing method used for the upper 
arm is shown in Fig. 5, where more detail about the 
technique can be found in [12].    
As a result, 𝑃𝑊𝑀𝑛 and 𝑃𝑊𝑀𝑛 ̅ will be applied to the 
converter with a unit delay (𝑍−1)  in order to switch 𝑆n 
and  𝑆𝑛, respectively in the appropriate time. A dead-
time period is added to 𝑃𝑊𝑀𝑛 ̅ before switching 𝑆𝑛. In 
consequence of a very small voltage drop caused when 
𝑆n  and  𝑆𝑛  are activated, it is assumed that 𝑃𝑊𝑀𝑛 =
𝑆𝑛 and 𝑃𝑊𝑀𝑛 ̅ = 𝑆𝑛 
I. SIMULATION STUDIES 
In order to verify the proposed estimation technique 
for the MMC, a single-phase 9-level MMC is 
considered and simulated using MATLAB software 
package. Eight SMs per arm ( 𝑥 = 16 ) are used to 
construct this converter and only one voltage sensor for 
each arm is used. The system parameters are tabulated 
in Table III. The effectiveness of the proposed 
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technique is confirmed through different experiments 
as discussed in the following cases.  
 
Proposed 
Estimation 
Algorithm 
Sorting  
Algorithm used
[15] 
1
PWM
Unit Delay
Upper arm SMs
uiuu
Unit Delay
Conversion and 
dead-time process
Conversion and 
dead-time process
1PWM
nPWM
nPWM
1PWM
nPWM
 
 
Fig.4. The proposed estimation method and the associated sorting 
algorithms for the upper arm control. 
 
Sorting mechanism 
of all upper SMs
When        is positive choose the 
lowest value of        and choose 
the highest value of        when       
is negative   
Number of the SMs to be 
involved for the upper arm 
process 
Carrier based on  PD-
PWM
Reference signal
ui
ui
ui
cnc1
V V
cnV
cnV
PWM signals  
Fig. 5. Block diagram of the upper arm voltage-balancing strategy 
used.  
 
A. Case I: the performance of the proposed method for 
the normal operating condition 
In this case the performance of the 9-level MMC is 
evaluated under normal steady-state operating 
conditions, where the converter is assumed to work 
with a constant R-L load. Voltage sensors are used for 
each SM at first to measure the capacitor voltages as 
shown in Fig. 6 (a)-(c). The performance of the 
converter with the proposed method is illustrated in Fig. 
7 (a)-(c). Owing to a small error between the measured 
and estimated voltages, voltages across the upper and 
lower arm capacitors in Fig. 7 (a) show extra deviation 
compared to those presented in Fig. 6 (a). However, this 
small difference between the signals in Figs 6(a) and 
7(a) does not have any notable effect on the converter 
output voltage and current as can be clearly seen from 
Fig. 7 (b), and (c). This confirms the accuracy of the 
proposed technique. Moreover, it should also be noted 
that the sensor-based measurement technique requires 
16 voltage sensors for the 9-level MMC, while the 
proposed estimation technique needs only two voltage 
sensors to achieve voltage-balancing of the converter. 
 
 
 
 
 
Fig.6. Simulation results of the 9-level MMC with the sensor-based 
measuring technique. (a)  Upper and lower capacitor 
voltages  𝐕𝑐1~ 𝐕𝑐8 & 𝐕𝑐9~ 𝐕𝑐16 . (b) Output current. (c) Output 
voltage. 
 
B. Case II: performance of the proposed method with 
capacitance deviation 
To further validate the effectiveness of the proposed 
scheme, deviations in SMs capacitance is considered in 
this case.  
TABLE III 
PARAMETERS OF THE SIMULATED 9-LEVEL SINGLE-PHASE MMC  
 
Parameter Value 
SM capacitor (𝑪) 3800 µF 
Modulation index (𝒎𝒊) 0.80 
DC-link voltage (𝐕𝒅𝒄) 10 kV 
Output frequency (𝒇) 50 Hz 
Carrier switching frequency (𝒇𝒔) 2.5 kHz 
Number of SM per leg (𝑵) 16 
Load resistor (𝐑) 33 Ω 
Arm inductor (𝐋𝐒) 4.4 mH 
Load inductor (𝐋) 15 mH 
Sampling frequency (𝒇𝒔𝒂𝒎𝒑𝒍𝒊𝒏𝒈) 20 kHz 
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Fig.7. Simulation results of the 9-level MMC with the proposed 
estimation technique and nominal parameters (a) Upper and lower 
capacitor voltages  ?̂?𝑐1~ ?̂?𝑐8& ?̂?𝑐9~ ?̂?𝑐16 . (b) Output current. (c) 
Output voltage. 
 
Extensive simulation studies with wide range of 
variations in the SM capacitance are carried out to 
illustrate the robustness of the proposed method in 
estimating the capacitor voltages. In this case, 𝐶1 with 
different deviations (i.e. ±30%) is selected as an 
example. The other capacitors 𝐶2~𝐶8  are also given 
different deviation values. For 𝐶2~𝐶8  the deviations 
considered are: -15%, +10%, +7%, -16%, +40%, -30%, 
and +18%,   which results in the values of 𝐶2~𝐶8 as: 
3230 µF, 4180 µF, 4066 µF, 3192 µF, 5320 µF, 2660 
µF, and 4484 µF, respectively. Fig. 8(a) shows the 
measured and estimated voltages across 𝐶1 where +30% 
deviation are considered, two signals (𝐕𝑐1 estimated / 
measured with +30% deviations) are illustrated in the 
figure. In Figs. 8(b) and (c), the output current and 
voltage are illustrated respectively, it can be noted that 
the error in the estimated voltage does not have a 
remarkable effect on the output current neither on the 
output voltage. Similar to the second case illustrated in 
Fig 9 where 𝐶1 has a variation of -30% in addition to 
the deviations of 𝐶2~𝐶8 on the all arm capacitor, the 
output converter signals have not been affected either.   
It is worth noting that the reason why these errors are 
small is because the proposed estimation method does 
not involve capacitance parameter in its algorithm 
process as can be seen from (9) and (10), this gives 
another superiority for the proposed method comparing 
to the previous observer based-methods. It should also 
be noted that, in real implementations, it is unlikely that 
such large capacitance deviation (e.g. ±30) would occur. 
 
 
 
Fig.8. Simulation results of the upper arm capacitor errors with 
variations of all capacitors. (a) Measured and estimated voltage 
across 𝐶1 with +30% variations. (b) Output current with deviation in 
all capacitors (𝐶1~𝐶8) where the values are: 4940 µF, 3230 µF, 4180 
µF, 4066 µF, 3192 µF, 5320 µF, 2660 µF, and 4484 µF, respectively 
(c) Output voltage with deviation in all capacitors (𝐶1~𝐶8) where the 
values are: 4940 µF, 3230 µF, 4180 µF, 4066 µF, 3192 µF, 5320 µF, 
2660 µF, and 4484 µF, respectively. 
 
  
Fig.9. Simulation results of the upper arm capacitor errors with 
variations of all capacitors. (a) Measured and estimated voltage 
across 𝐶1 with +30% variations. (b) Output current with deviation in 
all capacitors (𝐶1~𝐶8) where the values are: 2660 µF, 3230 µF, 4180 
µF, 4066 µF, 3192 µF, 5320 µF, 2660 µF, and 4484 µF, respectively 
(c) Output voltage with deviation in all capacitors (𝐶1~𝐶8) where the 
values are: 4940 µF, 3230 µF, 4180 µF, 4066 µF, 3192 µF, 5320 µF, 
2660 µF, and 4484 µF, respectively.  
 
C. Case III: the performance of the proposed method 
during step load change  
The performance of the proposed method is now 
examined for a step change in load. In this study, 
voltage across 𝐶1 (𝐕𝑐1) is selected as an example. As 
depicted in Fig. 10, the load is increased by 100% at 
time t= 0.3s and back to the original load at t = 0.4s. 
Remarkably, in both cases; the estimated voltage value 
( ?̂?𝑐1 ), perfectly tracks the measured voltage as 
demonstrated in Fig. 10 (b). 
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Fig.10. Simulation results for the 9-level MMC with step load 
change. (a) Output current. (b) Upper arm capacitor voltages 
across 𝐶1. 
 
D. Case IV: Start-up performance.   
In this part of the simulation study, start-up 
performance is reported in Fig. 11. It is clear that from 
the figure the proposed ERLS algorithm tracks the 
measured voltage very quickly. 
 
 
Fig. 11. Start-up transient condition performance of the proposed 
estimation method. 
 
E. Case V: The performance of the proposed method 
during DC voltage change.   
An extreme change is applied to the system to 
further validate the method where the DC voltage of 
the converter is suddenly dropped. Fig. 12 (a) and 
(b) show the corresponding changes in the output 
current and voltage when the estimation method is 
used. In addition, Fig 12 (c) shows the measured 
and the estimated voltage across 𝐶1 . It is obvious 
that the estimated voltage can successfully track this 
extreme change.    
Another sudden change in the DC voltage is 
applied in Fig. 13, where the DC voltage is 
increased this time by around 90%. Similar to the 
previous case where the DC voltage dropped, the 
estimated voltage across 𝐶1  successfully tracks the 
measured voltage. 
 
Fig. 12. The performance of the proposed method during DC voltage 
change. (a) The output current response. (b) The output voltage 
response. (c) Measured and estimated voltage across 𝐶1.   
 
 
Fig. 13. The performance of the proposed method during sudden 
increase in the DC voltage. (a) The output current response. (b) The 
output voltage response. (c) Measured and estimated voltage 
across 𝐶1.    
V. EXPERIMENTAL  STUDIES 
To practically evaluate and validate the proposed 
method, a scaled-down system for a single-phase 4-
level MMC laboratory prototype has been built. Fig. 14 
illustrates the experimental setup for the system. A 
photograph of the experimental test bench is illustrated 
in Fig. 15. Three SMs per arm are placed (𝑛=3) with an 
R-L load, where an IRF530N power MOSFET is used 
to construct the converter. The half-bridge SM 
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capacitor is the VISHAY 56 1000μF 63 V DC with ± 
20% tolerance. The converter is fed with an EX354RT 
TRIPLE 300W power supply. Other details of the 
converter parameters are summarized in Table IV. 
To control the converter, a TMS320F28335 floating 
point microcontroller is used. The proposed algorithm 
and the voltage-balancing algorithm are uploaded to the 
controller with the help of Code Composer Studio 
(CCS5.5) development tools.  The execution time of the 
proposed estimation method for the upper and lower 
arm as well as the voltage-balancing algorithm is 
approximately 34μs. The carrier frequency of the MMC 
is 2.5 kHz while the dead-time (as demonstrated in Fig. 
4) between the upper and lower switches of the same 
SM is 3 µs. Three CAS-15 current sensors are used to 
monitor the upper, lower arm and output current of the 
converter while six LV25-P voltage sensors are used to 
compare the real and the estimated capacitor voltages. 
For the arm voltage measurement, two AD215AY 
isolation amplifier sensors are used. 
 
 
 
 
 
Fig. 14. Block diagram of the experimental set-up.  
 
Fig. 15. A photograph of the experimental test bench. 
 
An intensive testing and experiments are conducted 
to validate the simulation and the theoretical studies. 
Realistically there will always be some deviations 
between ideal and practical systems caused by various 
factors. The voltage drop due to the internal resistance 
of the semiconductor devices (𝑆𝑥 𝑑𝑟𝑜𝑝 ) and the stray 
impedance of the connecting wires (𝑉𝐿𝑖𝑛𝑒 𝑥 𝑑𝑟𝑜𝑝 ) are 
two examples. However, stray inductance is neglected 
in this analysis. To experimentally validate the 
assumption made earlier that is has a minimal effect on 
the performance of the proposed method and can be 
ignored; equation (4) is experimentally implemented as 
example and the result is shown in Fig. 16. This was 
accomplished using External MATLAB mode, where 
the data inside the DSP (TMS320F28335) can be 
accessed in real-time processing. As it can be clearly 
seen from Fig. 16, there is a very small difference 
between the two signals (blue and red), which is caused 
by the practical aspects explained above. This therefore 
confirms the assumption and these voltage drops can be 
safely neglected in the calculation without having a 
significant impact on the system model. However, for a 
more accurate formula of the four-level MMC, 
equation (4) can be rewritten as follows:  
𝐮𝑢 =  𝑆1 ∗ 𝐕𝑐1 + 𝑆1 𝑑𝑟𝑜𝑝 + V𝐿𝑖𝑛𝑒 1 𝑑𝑟𝑜𝑜𝑝 + ⋯ +  𝑆3 ∗
𝐕𝑐3 + 𝑆3 𝑑𝑟𝑜𝑝 +  V𝐿𝑖𝑛𝑒 3 𝑑𝑟𝑜𝑝         (17) 
 
It should be noted that a similar equation can be 
written for 𝐮𝑙, Fig. 17 illustrates 𝐮𝑢 in comparison with 
the total lower arm voltage 𝐮𝑙   and the output 
voltage 𝐮𝑎.  
 
 
Fig.16. Experimental results for measured (𝐮𝑢) and calculated 
(𝑆1𝐕𝑐1 + 𝑆2𝐕𝑐2 + 𝑆3𝐕𝑐3) total upper arm voltage. 
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TABLE IV 
 EXPERIMENTAL PARAMETERS  
Parameter Value 
SM capacitor (𝑪) 1000 µF 
Modulation index (𝒎𝒊) 0.9 
DC-link voltage (𝐕𝒅𝒄) 60V 
Output frequency (𝒇) 50 Hz 
Carrier frequency (𝒇𝒄) 2.5 kHz 
Number of SM per leg (𝑵) 6 
Load resistor (𝐑) 33 Ω 
Arm inductor (𝐋𝐒) 1 mH 
Load inductor (𝐋) 4 mH 
Sampling frequency (𝒇𝒔𝒂𝒎𝒑𝒍𝒊𝒏𝒈) 20 kHz 
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Fig.17. Total upper arm voltage 𝐮𝑢, output voltage 𝐮𝑎 and lower arm 
voltage 𝐮𝑙. 
 
Experimental results of the sensor-based 
measurement and the proposed technique based on 
steady-state condition are presented in Figs. 18 and 19. 
Figs. 18 (a) and 19 (a) show the three upper SM 
capacitor voltages, 𝐕𝑐1~ 𝐕𝑐3 . It can be observed that 
Fig 19 (a) shows a slight deviation in comparison with 
Fig. 18 (a). However, this does not have a notable 
impact neither on the output current nor on the output 
voltage as illustrated in Fig.-19 (b). Interestingly, 
zoomed-in samples of Fig 18 and 19 verify this; 
however, only very small differences in the voltage 
waveforms can be observed as shown in Fig. 20, which 
is acceptable for the reduction in sensors count. 
Furthermore, with the proposed scheme, the same 
number of two sensors is sufficient to achieve voltage-
balancing for even the 𝑁 -level MMC. Additionally, 
comparison between the voltage across 𝐶1  achieved 
from the conventional sensor-based method and the 
proposed estimated method is illustrated in Fig. 21. 
 
 
Fig. 18. Experimental results of the sensor-based measurement 
technique. (a) Three upper SM voltage capacitors. (b) Output current 
and voltage.  
 
 
 
Fig. 19. Experimental results of the proposed estimation technique. 
(a) Three upper SM voltage capacitors. (b) Output current and 
voltage. 
 
 
 
Fig. 20. Output current and voltage. (a) Results of the sensor-based 
measurement technique. (b) Results of the proposed estimation 
technique. 
 
 
Fig. 21. Voltage comparison between the conventional sensor-based 
method and the proposed method across 𝐶1.  
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To further validate the robustness of the proposed 
technique for a step change in the load, additional 
experimental tests have been conducted by altering the 
load resistance (R). An additional resistance of 68 Ω is 
added and then removed from the load to stimulate the 
step change in the load. As it can be noted from Fig. 22, 
the converter was able to successfully achieve 
balancing.  
 
 
 
Fig. 22. Proposed scheme performance at step changes (increase 
and decrease) in R.  
 
Other dynamic operation analyses have been 
conducted to verify the proposed method in the case of 
DC voltage change occurs and when a sudden extreme 
change in the DC voltage is applied to the converter. 
Fig. 23 illustrates the DC voltage change emulation 
when the input volt has been decreased by ≈ 90%.  It 
can be observed that the V̂𝑐1 can successfully follow up 
this change to reach its reference value (
Vdc
𝑛
). An extra 
extreme change is also investigated in Fig. 24; where 
about 90% increase in the DC voltage is applied to the 
converter. The proposed method quickly and 
successfully responds to this change, which confirms 
the simulation results. 
 
 
 
Fig. 23. Extreme change occurs in the DC voltage and the 
corresponding changes in the ?̂?𝑐1, output voltage and current.  
  
 
 
Fig. 24. Extreme increase in the DC voltage value and the 
corresponding changes in the ?̂?𝑐1, output voltage and current. 
 
V. CONCLUSION 
In this paper, a new measurement estimation technique 
for MMC is proposed in which a novel SM voltage 
estimation scheme is developed using the ERLS 
algorithm. Detailed simulation and experimental tests 
for a single-phase MMC were conducted to 
demonstrate the effectiveness of the proposed scheme 
in steady-state and dynamic operating conditions. 
Various tests have been carried out for the converter to 
investigate the effect of capacitance deviations, sudden 
change in load conditions, DC voltage change and start-
up transient condition. Results confirmed the capability 
of the proposed method to provide accurate voltage 
estimation and achieve the capacitor voltage-balancing 
of the converter with only one voltage sensor per arm. 
The effect of voltage drops in the SM switch and wire 
resistance between SMs on the proposed model has 
been also evaluated. With this proposed technique, any 
voltage-balancing method can be used. This 
improvement allows a significant reduction in the 
number of voltage sensors required. As a result, this 
improvement will reduce the total cost and the 
complexity of the converter. Application of this 
technique will also improve system reliability, 
especially when the MMC reaches high output levels. 
Finally, the proposed method can be equally applied to 
the FCC and CHC. 
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